CMSIS-Core (Cortex-M): Globals

| CMSIS-Core (Cortex-M) Version 5.6.0 CMSIS-Core support for Cortex-M processor-based devices

- Main Page
- Usage and Description
- Reference

- All
- Functions
- Variables
- Enumerations
- Enumerator
- Macros

- _
- a
- b
- c
- d
- h
- i
- m
- n
- p
- s
- t
- u
- w

All Data Structures Files Functions Variables Enumerations Enumerator Groups Pages
Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:

### - a -

- ARM_MPU_ACCESS_xxx : Ref_MPU.txt
- ARM_MPU_AP_ : Ref_MPU8.txt
- ARM_MPU_AP_xxx : Ref_MPU.txt
- ARM_MPU_ATTR : Ref_MPU8.txt
- ARM_MPU_ATTR_DEVICE : Ref_MPU8.txt
- ARM_MPU_ATTR_DEVICE_GRE : Ref_MPU8.txt
- ARM_MPU_ATTR_DEVICE_nGnRE : Ref_MPU8.txt
- ARM_MPU_ATTR_DEVICE_nGnRnE : Ref_MPU8.txt
- ARM_MPU_ATTR_DEVICE_nGRE : Ref_MPU8.txt
- ARM_MPU_ATTR_MEMORY_ : Ref_MPU8.txt
- ARM_MPU_ATTR_NON_CACHEABLE : Ref_MPU8.txt
- ARM_MPU_CACHEP_xxx : Ref_MPU.txt
- ARM_MPU_ClrRegion() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_ClrRegion_NS() : Ref_MPU8.txt
- ARM_MPU_ClrRegionEx() : Ref_MPU8.txt
- ARM_MPU_Disable() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_Disable_NS() : Ref_MPU8.txt
- ARM_MPU_Enable() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_Enable_NS() : Ref_MPU8.txt
- ARM_MPU_Load() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_Load_NS() : Ref_MPU8.txt
- ARM_MPU_LoadEx() : Ref_MPU8.txt
- ARM_MPU_OrderedMemcpy() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_RASR : Ref_MPU.txt
- ARM_MPU_RASR_EX : Ref_MPU.txt
- ARM_MPU_RBAR : Ref_MPU8.txt , Ref_MPU.txt
- ARM_MPU_REGION_SIZE_xxx : Ref_MPU.txt
- ARM_MPU_RLAR : Ref_MPU8.txt
- ARM_MPU_SetMemAttr() : Ref_MPU8.txt
- ARM_MPU_SetMemAttr_NS() : Ref_MPU8.txt
- ARM_MPU_SetMemAttrEx() : Ref_MPU8.txt
- ARM_MPU_SetRegion() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_SetRegion_NS() : Ref_MPU8.txt
- ARM_MPU_SetRegionEx() : Ref_MPU.txt , Ref_MPU8.txt
- ARM_MPU_SH_INNER : Ref_MPU8.txt
- ARM_MPU_SH_NON : Ref_MPU8.txt
- ARM_MPU_SH_OUTER : Ref_MPU8.txt
- ARM_PMU_BF_CANCEL : Ref_PMU8.txt
- ARM_PMU_BF_RETIRED : Ref_PMU8.txt
- ARM_PMU_BF_SPEC : Ref_PMU8.txt
- ARM_PMU_BR_IMMED_RETIRED : Ref_PMU8.txt
- ARM_PMU_BR_MIS_PRED : Ref_PMU8.txt
- ARM_PMU_BR_MIS_PRED_RETIRED : Ref_PMU8.txt
- ARM_PMU_BR_PRED : Ref_PMU8.txt
- ARM_PMU_BR_RETIRED : Ref_PMU8.txt
- ARM_PMU_BR_RETURN_RETIRED : Ref_PMU8.txt
- ARM_PMU_BUS_ACCESS : Ref_PMU8.txt
- ARM_PMU_BUS_CYCLES : Ref_PMU8.txt
- ARM_PMU_CHAIN : Ref_PMU8.txt
- ARM_PMU_CNTR_Disable() : Ref_PMU8.txt
- ARM_PMU_CNTR_Enable() : Ref_PMU8.txt
- ARM_PMU_CNTR_Increment() : Ref_PMU8.txt
- ARM_PMU_CPU_CYCLES : Ref_PMU8.txt
- ARM_PMU_CTI_TRIGOUT4 : Ref_PMU8.txt
- ARM_PMU_CTI_TRIGOUT5 : Ref_PMU8.txt
- ARM_PMU_CTI_TRIGOUT6 : Ref_PMU8.txt
- ARM_PMU_CTI_TRIGOUT7 : Ref_PMU8.txt
- ARM_PMU_CYCCNT_Reset() : Ref_PMU8.txt
- ARM_PMU_Disable() : Ref_PMU8.txt
- ARM_PMU_DTCM_ACCESS : Ref_PMU8.txt
- ARM_PMU_DWT_CMPMATCH0 : Ref_PMU8.txt
- ARM_PMU_DWT_CMPMATCH1 : Ref_PMU8.txt
- ARM_PMU_DWT_CMPMATCH2 : Ref_PMU8.txt
- ARM_PMU_DWT_CMPMATCH3 : Ref_PMU8.txt
- ARM_PMU_Enable() : Ref_PMU8.txt
- ARM_PMU_EVCNTR_ALL_Reset() : Ref_PMU8.txt
- ARM_PMU_EXC_RETURN : Ref_PMU8.txt
- ARM_PMU_EXC_TAKEN : Ref_PMU8.txt
- ARM_PMU_Get_CCNTR() : Ref_PMU8.txt
- ARM_PMU_Get_CNTR_OVS() : Ref_PMU8.txt
- ARM_PMU_Get_EVCNTR() : Ref_PMU8.txt
- ARM_PMU_INST_RETIRED : Ref_PMU8.txt
- ARM_PMU_INST_SPEC : Ref_PMU8.txt
- ARM_PMU_ITCM_ACCESS : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE_ALLOCATE : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE_MISS_RD : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE_RD : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE_REFILL : Ref_PMU8.txt
- ARM_PMU_L1D_CACHE_WB : Ref_PMU8.txt
- ARM_PMU_L1I_CACHE : Ref_PMU8.txt
- ARM_PMU_L1I_CACHE_REFILL : Ref_PMU8.txt
- ARM_PMU_L2D_CACHE : Ref_PMU8.txt
- ARM_PMU_L2D_CACHE_ALLOCATE : Ref_PMU8.txt
- ARM_PMU_L2D_CACHE_REFILL : Ref_PMU8.txt
- ARM_PMU_L2D_CACHE_WB : Ref_PMU8.txt
- ARM_PMU_L2I_CACHE : Ref_PMU8.txt
- ARM_PMU_L2I_CACHE_REFILL : Ref_PMU8.txt
- ARM_PMU_L3D_CACHE : Ref_PMU8.txt
- ARM_PMU_L3D_CACHE_ALLOCATE : Ref_PMU8.txt
- ARM_PMU_L3D_CACHE_REFILL : Ref_PMU8.txt
- ARM_PMU_L3D_CACHE_WB : Ref_PMU8.txt
- ARM_PMU_LD_RETIRED : Ref_PMU8.txt
- ARM_PMU_LE_CANCEL : Ref_PMU8.txt
- ARM_PMU_LE_RETIRED : Ref_PMU8.txt
- ARM_PMU_LE_SPEC : Ref_PMU8.txt
- ARM_PMU_LL_CACHE_MISS_RD : Ref_PMU8.txt
- ARM_PMU_LL_CACHE_RD : Ref_PMU8.txt
- ARM_PMU_MEM_ACCESS : Ref_PMU8.txt
- ARM_PMU_MEMORY_ERROR : Ref_PMU8.txt
- ARM_PMU_MVE_FP_HP_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_FP_HP_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_FP_MAC_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_FP_MAC_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_FP_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_FP_SP_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_FP_SP_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_FP_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_INST_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_INST_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_INT_MAC_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_INT_MAC_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_INT_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_INT_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LD_CONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LD_CONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LD_MULTI_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LD_MULTI_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LD_NONCONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LD_NONCONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LD_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LD_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LD_UNALIGNED_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LD_UNALIGNED_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_CONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_CONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_MULTI_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_MULTI_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_NONCONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_NONCONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_UNALIGNED_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_LDST_UNALIGNED_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_PRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_CONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_CONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_ST_MULTI_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_MULTI_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_ST_NONCONTIG_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_NONCONTIG_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_ST_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_ST_UNALIGNED_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_ST_UNALIGNED_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_STALL : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_BREAK : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_DEPENDENCY : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_RESOURCE : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_RESOURCE_FP : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_RESOURCE_INT : Ref_PMU8.txt
- ARM_PMU_MVE_STALL_RESOURCE_MEM : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_FP_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_FP_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_INT_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_INT_SPEC : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_RETIRED : Ref_PMU8.txt
- ARM_PMU_MVE_VREDUCE_SPEC : Ref_PMU8.txt
- ARM_PMU_OP_COMPLETE : Ref_PMU8.txt
- ARM_PMU_OP_SPEC : Ref_PMU8.txt
- ARM_PMU_PC_WRITE_RETIRED : Ref_PMU8.txt
- ARM_PMU_SE_CALL_NS : Ref_PMU8.txt
- ARM_PMU_SE_CALL_S : Ref_PMU8.txt
- ARM_PMU_Set_CNTR_IRQ_Disable() : Ref_PMU8.txt
- ARM_PMU_Set_CNTR_IRQ_Enable() : Ref_PMU8.txt
- ARM_PMU_Set_CNTR_OVS() : Ref_PMU8.txt
- ARM_PMU_Set_EVTYPER() : Ref_PMU8.txt
- ARM_PMU_ST_RETIRED : Ref_PMU8.txt
- ARM_PMU_STALL : Ref_PMU8.txt
- ARM_PMU_STALL_BACKEND : Ref_PMU8.txt
- ARM_PMU_STALL_FRONTEND : Ref_PMU8.txt
- ARM_PMU_STALL_OP : Ref_PMU8.txt
- ARM_PMU_STALL_OP_BACKEND : Ref_PMU8.txt
- ARM_PMU_STALL_OP_FRONTEND : Ref_PMU8.txt
- ARM_PMU_SW_INCR : Ref_PMU8.txt
- ARM_PMU_TRCEXTOUT0 : Ref_PMU8.txt
- ARM_PMU_TRCEXTOUT1 : Ref_PMU8.txt
- ARM_PMU_TRCEXTOUT2 : Ref_PMU8.txt
- ARM_PMU_TRCEXTOUT3 : Ref_PMU8.txt
- ARM_PMU_UNALIGNED_LDST_RETIRED : Ref_PMU8.txt
- ARMCM55_PMU_AXI_READ_ACCESS : Ref_PMU8.txt
- ARMCM55_PMU_AXI_WRITE_ACCESS : Ref_PMU8.txt
- ARMCM55_PMU_DOSTIMEOUT_DOUBLE : Ref_PMU8.txt
- ARMCM55_PMU_DOSTIMEOUT_TRIPLE : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_DCACHE : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_DTCM : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_FATAL : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_FATAL_DCACHE : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_FATAL_DTCM : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_FATAL_ICACHE : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_FATAL_ITCM : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_ICACHE : Ref_PMU8.txt
- ARMCM55_PMU_ECC_ERR_ITCM : Ref_PMU8.txt
- ARMCM55_PMU_NWAMODE : Ref_PMU8.txt
- ARMCM55_PMU_NWAMODE_ENTER : Ref_PMU8.txt
- ARMCM55_PMU_PAHB_ACCESS : Ref_PMU8.txt
- ARMCM55_PMU_PF_CANCEL : Ref_PMU8.txt
- ARMCM55_PMU_PF_DROP_LINEFILL : Ref_PMU8.txt
- ARMCM55_PMU_PF_LINEFILL : Ref_PMU8.txt
- ARMCM55_PMU_SAHB_ACCESS : Ref_PMU8.txt
- ARMCM85_PMU_AXI_READ_ACCESS : Ref_PMU8.txt
- ARMCM85_PMU_AXI_WRITE_ACCESS : Ref_PMU8.txt
- ARMCM85_PMU_DOSTIMEOUT_DOUBLE : Ref_PMU8.txt
- ARMCM85_PMU_DOSTIMEOUT_TRIPLE : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_DCACHE : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_DTCM : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_ICACHE : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_ITCM : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_MBIT : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_MBIT_DCACHE : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_MBIT_DTCM : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_MBIT_ICACHE : Ref_PMU8.txt
- ARMCM85_PMU_ECC_ERR_MBIT_ITCM : Ref_PMU8.txt
- ARMCM85_PMU_NWAMODE : Ref_PMU8.txt
- ARMCM85_PMU_NWAMODE_ENTER : Ref_PMU8.txt
- ARMCM85_PMU_PAHB_ACCESS : Ref_PMU8.txt
- ARMCM85_PMU_PF_CANCEL : Ref_PMU8.txt
- ARMCM85_PMU_PF_DROP_LINEFILL : Ref_PMU8.txt
- ARMCM85_PMU_PF_LINEFILL : Ref_PMU8.txt
- ARMCM85_PMU_SAHB_ACCESS : Ref_PMU8.txt